

## Preliminary Technical Data

**AD7751\***

### FEATURES

- Three single-ended Analog Input Channels
- 2 Current Channels for Phase and Neutral monitoring
- 1 Voltage Channel
- Two quadrant multiplication
- Real Power Measurement (Magnitude Only)
- Less than 0.3% Error over a dynamic range of 1000
- Gain Select of 1, 4, 8 and 16 on the Current Channels
- On-Chip Reference (2.5V ±8%) with external reference overdrive capability
- Choice of output pulse frequencies available (Pins F1 and F2)
- High Frequency pulse output for Calibration Purposes (FOUT)
- Reverse Power Polarity detection with logic output Indicator (REVP)
- Earth Leakage (Fault) detection with logic output Indicator (FAULT)
- Accurate Billing in Fault Mode (1%).
- Single 5 V Supply and Low Power

### GENERAL DESCRIPTION

The AD7751 is a Product-to-Frequency Converter (PFC) for use in single phase power measurement applications. The part contains the equivalent of two channels of A/D conversion, a multiplier, a digital-to-frequency converter, a reference and other conditioning circuitry. The Current channels ( $V_{1A}$  and  $V_{1B}$ ) are single ended with respect to AGND and have pin programmable gain amplifiers (PGAs) with gain selections of 1, 4, 8 and 16. A high-pass filter can be switched into the signal path of the Current channels to remove any d.c. offsets. The Voltage channel ( $V_2$ ) is also single ended with a fixed gain of 2.

The AD7751 provides two low frequency pulse outputs (F1 and F2) for stepper motor or impulse counter drive. There is also a higher frequency pulse output (FOUT) which can be used for calibration purposes. The frequency of the outputs F1, F2 and FOUT is proportional to the product of  $V_{1A}$  or  $V_{1B}$  (which ever is the bigger signal - see below) and  $V_2$ . The output of the multiplier is low pass filtered before being converted to a frequency, therefore the frequency is proportional to real power.


The AD7751 contains unique earth leakage or pilfer detection circuitry. The current in the Phase and Neutral wires is continuously monitored by the AD7751. If there is a greater than 20% difference between the two currents then the logic output (FAULT) will become active and the power measurement will be made using the larger of the two currents. The

**PRELIM A 11/97**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

\*Patents Pending.

### FUNCTIONAL BLOCK DIAGRAM



AD7751 will also detect negative power, e.g. if the Phase and Neutral wires are reversed at the meter input terminals. This is indicated by the logic output (REVP) going active. The AD7751 will continue to calculate the power correctly in this mode. Only Mode, see Reverse Polarity Indicator. The error as a percent (%) of reading is less than 0.3% over a dynamic range of 1000:1.

The AD7751 is fabricated on 0.6μ CMOS technology; a process that combines low power and low cost. The AD7751 is available in 24 Pin DIP and 24 Lead SOIC packages.

### PRODUCT HIGHLIGHTS

1. Power to Frequency conversion with a maximum error of 0.3% over a dynamic range of 1000.
2. Low Frequency outputs (F1 and F2) which are suitable for directly driving stepper motors or impulse counters.
3. The AD7751 has a Fault detection capability. When the Phase and Neutral currents differ by more than 20% then a logic output becomes active and power is calculated using the larger of the two currents.
4. There is a reverse-indicator output which becomes active when negative power is detected.
5. Choice of high frequency outputs for calibration

AD7751

AD7751-SPECIFICATIONS<sup>1</sup>

(V<sub>DD</sub> = 5V ± 5%, AGND = 0 V, DGND = 0V, REFIN = +2.5 V, CCLKIN = 3.58MHz  
TMIN to TMAX = -40°C to +85°C)

Parameter	A Version -40°C to +85°C	Units	Test Conditions/Comments
ACCURACY			
Measurement Error <sup>2</sup>			
Gain = 1	0.1	%Reading typ	Channel 2 with Full Scale Signal.
Gain = 16	0.3	%Reading typ	Measured over a dynamic range on channel 1 of 500:1
Gain = 16	0.3	%Reading typ	Measured over a dynamic range on channel 1 of 1000:1
Gain = 16	0.5	%Reading typ	Measured over a dynamic range on channel 1 of 500:1
Phase Error Between Channels			Measured over a dynamic range on channel 1 of 1000:1
Phase Lead 40° (PF = +0.8)	±0.2	Degrees(°) max	CLCKIN = 3.58MHz, Line Frequency = 50Hz
Phase Lag 60° (PF = -0.5)	±0.2	Degrees(°) max	HPF filter on, ACDC = 1
Feedthrough between Channels			HPF filter on, ACDC = 1
Output Frequency Variation (FOUT)	0.001	%Full Scale max	Mode 3, Channel 1 = 0V
Power Supply Rejection			Channel 2 = 500mV rms at 50Hz
Output Frequency Variation (FOUT)	0.03	%Full Scale max	HPF filter on, ACDC = 1, Mode 3, Channel 1 = 0V
Output Frequency Variation (FOUT)			Channel 2 = 500mV rms, Power Supply ripple 250mV at 50Hz
ANALOG INPUTS			
Maximum Signal Levels	±1	V max	On any input, V <sub>1+</sub> , V <sub>1-</sub> , V <sub>2+</sub> and V <sub>2-</sub> . See Analog Inputs
Input Impedance (d.c.)	400	kΩ min	CLCKIN = 3.58 MHz
Bandwidth	14	kHz typ	CLCKIN = 3.58 MHz, CLCKIN/128
Offset Error	±10	mV max	
Gain Error	±2.5	% Full Scale typ	
Gain Error Match	±0.5	%Full Scale max	
REFERENCE INPUT			
REF <sub>IN</sub> Input Voltage Range	2.75	V max	2.5 V +10%
	2.25	V min	2.5V -10%
Input Impedance	50	50	50 kΩ min
Input Capacitance	10	10	10 pF max
ON-CHIP REFERENCE			Nominal 2.5V
Reference Error	±250	mV max	
Temperature Coefficient	50	ppm/°C typ	
CLKIN			
Input Clock Frequency	4.5 2	MHz max MHz min	
LOGIC INPUTS			
FS, S1, S2, ACDC and G1			
Input High Voltage, V <sub>INH</sub>	2.4	V min	V <sub>DD</sub> = 5 V ± 10%
Input Low Voltage, V <sub>INL</sub>	0.8	V max	V <sub>DD</sub> = 5 V ± 10%
Input Current, I <sub>IN</sub>	±3	µA max	Typically 10nA, V <sub>IN</sub> = 0V to V <sub>DD</sub>
Input Capacitance, C <sub>IN</sub>	10	pF max	
LOGIC OUTPUTS <sup>3</sup>			
F1 and F2			
Output High Voltage, V <sub>OH</sub>	4	V min	I <sub>SOURCE</sub> = 10mA V <sub>DD</sub> = 5V ± 10%
Output Low Voltage, V <sub>OL</sub>	1	V max	I <sub>SINK</sub> = 10mA V <sub>DD</sub> = 5V ± 10%
F <sub>OUT</sub> and REV <sub>P</sub>			
Output High Voltage, V <sub>OH</sub>	4	V min	I <sub>SOURCE</sub> = 1mA V <sub>DD</sub> = 5V ± 10%
Output Low Voltage, V <sub>OL</sub>	1	V max	I <sub>SINK</sub> = 1mA V <sub>DD</sub> = 5V ± 10%

Parameter	B Version -40°C to +85°C	Units	Test Conditions/Comments
POWER SUPPLY			For specified Performance
V <sub>DD</sub>	4.75 5.25 5	V min V max mA max	5V - 5% 5V +5% Typically 3mA
I <sub>DD</sub>			

## NOTES:

- 1 All Specifications Subject to change without notice
- 2 See Plots in Typical Performance Graphs
- 3 External current amplification/drive should be used if higher current source and sink capabilities are required, e.g. bipolar transistor.

**AD7751 TIMING CHARACTERISTICS<sup>1,2</sup> (V<sub>DD</sub> = 5V, AGND = 0 V, DVDD = 0V, REFIN = REFOUT. All Specifications T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted.)**


Parameter	B Versions	Units	Test Conditions/Comments
t <sub>1</sub> <sup>3</sup>	275	ms	F1 and F2 pulse width (logic low)
t <sub>2</sub>	See Table 1	s	Output pulse period. See Table 1 to determine the output frequency
t <sub>3</sub>	½t <sub>2</sub>	s	Time between F1 falling edge and F2 falling edge
t <sub>4</sub> <sup>3</sup>	90	ms	FOUT pulse width (logic high)
t <sub>5</sub>	See Table 1	s	FOUT pulse period, See Table 1 to determine the output frequency

## NOTES

<sup>1</sup> Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are measured with tr = tf = 1 ns (10% to 90% of +5 V) and timed from a voltage level of +1.6 V.

<sup>2</sup> See Figure XX.

<sup>3</sup> The Pulse widths of F1, F2 and FOUT are not fixed for higher output frequencies. See the section called Digital to Frequency (DTF) for an explanation. Specifications subject to change without notice.

**PIN CONFIGURATION  
SOIC & DIP PACKAGES****ORDERING GUIDE**

Model	Package Option*
AD7751AN	N-24
AD7751AR	R-24

\* N = Plastic DIP; R = Small Outline IC (SOIC)

## **ABSOLUTE MAXIMUM RATINGS\***

( $T_A = +25^\circ\text{C}$  unless otherwise noted)

$V_{DD}$ to AGND	.....	-0.3 V to +7 V
$V_{DD}$ to DGND	.....	-0.3 V to +7 V
Analog Input Voltage to AGND		
$V_{1A}, V_{1B}, V_{2P}$ and $V_{2N}$	.....	-6V to +6V
Reference Input Voltage to AGND	.....	-0.3 V to $V_{DD} + 0.3$ V
Digital Input Voltage to DGND	.....	-0.3 V to $V_{DD} + 0.3$ V
Digital Output Voltage to DGND	.....	-0.3 V to $V_{DD} + 0.3$ V
Operating Temperature Range		
Commercial (A Version)	.....	-40°C to +85°C
Storage Temperature Range	.....	-65°C to +150°C
Junction Temperature	.....	+150°C

24 Lead SOIC Package, Power Dissipation	.....	450 mW
$\theta_{JA}$ Thermal Impedance	.....	74°C/W
Lead Temperature, Soldering		
Vapor Phase (60 sec)	.....	+215°C
Infrared (15 sec)	.....	+220°C
24Pin Plastic DIP, Power Dissipation	.....	450 mW
$\theta_{JA}$ Thermal Impedance	.....	102°C/W
Lead Temperature, Soldering		
Vapor Phase (60 sec)	.....	+215°C
Infrared (15 sec)	.....	+220°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7751 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

